STM32WL55JC datasheet(85/145 Pages) STMICROELECTRONICS

No de pièce	STM32WL55JC

Description	Multiprotocol LPWAN dual core 32-bit Arm® Cortex®-M4/M0 LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM

PDF	145 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

85 / 145 page

Table 41. Current consumption in Sleep and LPSleep modes on CPU1, Flash memory ON

Symbol

Parameter

Conditions

Typ

Max(1)

Unit

Voltage

scaling

fHCLK

(MHz)

25 °C

55 °C

85 °C

105 °C

25 °C

85 °C

105 °C

IDD(Sleep)

Supply current

in Sleep mode

fHCLK = fMSI

All peripherals disabled

Range 2

0.770

0.800

0.860

0.955

1.00

1.30

1.60

0.570

0.600

0.655

0.745

0.780

0.990

1.40

0.445

0.470

0.525

0.615

0.650

0.860

1.30

Range 1

1.70

1.80

1.90

2.10

2.30

2.70

1.25

1.30

1.40

1.50

1.60

1.90

2.30

0.845

0.875

0.945

1.05

1.10

1.40

1.80

SMPS

Range 1

1.35

1.40

1.45

1.50

1.15

1.20

1.25

0.895

0.915

0.950

1.00

IDD(LPSleep)

Supply current

in LPSleep

mode

fHCLK = fMSI

All peripherals disabled

0.068

0.0805

0.130

0.220

0.095

0.330

0.720

0.044

0.0565

0.105

0.195

0.069

0.310

0.700

0.4

0.0225

0.040

0.0885

0.180

0.052

0.290

0.680

0.1

0.018

0.032

0.081

0.170

0.045

0.280

0.670

1. Guaranteed by characterization results, unless otherwise specified.

STM32WL55JC Fiches technique(PDF) 85 Page - STMicroelectronics

STM32WL55JC Fiches technique(HTML) 85 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL