ASM5CVF857 datasheet(4/15 Pages) ALSC

4 / 15 page

August 2004

ASM5CVF857

rev 1.2

2.5V Wide-Range Frequency Clock Driver (60 MHz

– 200 MHz)

4 of 15

Notice: The information in this document is subject to change without notice.

Pin Description

Pin Number

Pin Name

Type

Pin Description

4, 11, 12, 15, 21, 28, 34, 38, 45

VDD

Power supply, 2.5V

1, 7, 8, 18, 24, 25, 31, 41, 42, 48

GND

Ground.

AVDD

Analog power supply, 2.5V.

AGND

Analog ground.

27, 29, 39, 44, 46, 22, 20, 10, 5, 3

CLKT(9:0)

“True” clock of differential pair outputs.

26, 30, 40, 43, 47, 23, 19, 9, 6, 2

CLKC(9:0)

“Complementary” clocks of differential pair outputs.

CLK_INC

“Complementary” reference clock input.

CLK_INT

“True” reference clock input.

FB_OUTC

“Complementary” feedback output dedicated for external

feedback. It switches at the same frequency as the CLK. This

output must be wired to FB_INC.

FB_OUTT

“True” feedback output dedicated for external feedback. It

switches at the same frequency as the CLK. This output must be

wired to FB_INT.

FB_INT

“True” feedback input provides feedback signal to the internal

PLL for synchronization with CLK_INT to eliminate phase error.

FB_INC

“Complementary” feedback input provides signal to the internal

PLL for synchronization with CLK_INC to eliminate phase error.

PDB

Power down. LVCMOS input.

ASM5CVF857 Fiches technique(PDF) 4 Page - Alliance Semiconductor Corporation

ASM5CVF857 Fiches technique(HTML) 4 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Fiches technique Télécharger

Lien URL