M45PE40 datasheet(12/35 Pages) STMICROELECTRONICS

No de pièce	M45PE40

Description	4 Mbit, Low Voltage, Page-Erasable Serial Flash Memory With Byte-Alterability and a 33 MHz SPI Bus Interface

PDF	35 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

12 / 35 page

M45PE40

12/35

Write Enable (WREN)

The Write Enable (WREN) instruction (Figure 7.)

sets the Write Enable Latch (WEL) bit.

The Write Enable Latch (WEL) bit must be set pri-

or to every Page Write (PW), Page Program (PP),

Page Erase (PE), and Sector Erase (SE) instruc-

tion.

The Write Enable (WREN) instruction is entered

by driving Chip Select (S) Low, sending the in-

struction code, and then driving Chip Select (S)

High.

Figure 7. Write Enable (WREN) Instruction Sequence

Write Disable (WRDI)

The Write Disable (WRDI) instruction (Figure 8.)

resets the Write Enable Latch (WEL) bit.

The Write Disable (WRDI) instruction is entered by

driving Chip Select (S) Low, sending the instruc-

tion code, and then driving Chip Select (S) High.

The Write Enable Latch (WEL) bit is reset under

the following conditions:

–Power-up

–

Write Disable (WRDI) instruction completion

–

Page Write (PW) instruction completion

–

Page Program (PP) instruction completion

–

Page Erase (PE) instruction completion

–

Sector Erase (SE) instruction completion

Figure 8. Write Disable (WRDI) Instruction Sequence

AI02281E

34567

High Impedance

Instruction

AI03750D

34567

High Impedance

Instruction

M45PE40 Fiches technique(PDF) 12 Page - STMicroelectronics

M45PE40 Fiches technique(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Fiches technique Télécharger

Lien URL