| Moteur de recherche de fiches techniques de composants électroniques |
|
80C286/883 Fiches technique(PDF) 10 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
80C286/883 Fiches technique(HTML) 10 Page - Intersil Corporation |
|
10 / 13 page ![]() 137 80C286/883 NOTES: 1. PCLK indicates which processor cycle phase will occur on the next CLK. PCLK may not indicate the correct phase until the first cycle is performed. 2. These inputs are asynchronous. The setup and hold times shown assure recognition for testing purposes. FIGURE 3. 80C286/883 ASYNCHRONOUS INPUT SIGNAL TIMING NOTE: 1. When RESET meets the setup time shown, the next CLK will start or repeat φ1 of a processor cycle. FIGURE 4. 80C286/883 RESET INPUT TIMING AND SUBSE- QUENT PROCESSOR CYCLE PHASE Waveforms (Continued) φ2 BUS CYCLE TYPE VCH VCL CLK φ1 PCLK (SEE NOTE 1) TX INTR, NMI HOLD, PEREQ (SEE NOTE 2) ERROR, BUSY (SEE NOTE 2) 19 19 4 5 5 4 φ2 7 RESET φ1 φ1 φ2 6 VCH VCL CLK (SEE NOTE 1) TX VCH CLK VCL RESET TX φ2 φ2 φ1 7 6 (SEE NOTE 1) |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |