AM652X datasheet(142/277 Pages) TI1

142 / 277 page

Note 6

SPRSP08_ELCH_04

Note 7

Note 8

VDDA_ADC_MCU, VDDA_LDO_WKUP, VDDA_POR_WKUP,

VDDS0_WKUP , VDDS1_WKUP , VDDS2_WKUP , VDDS0 ,

VDDS1 ,VDDS2 , VDDS3 , VDDS4 , VDDS5 , VDDS6 ,

VDDS7 , VDDS8 , VDDA_1P8_CSI0, VDDA_1P8_OLDI0,

VDDA_1P8_SERDES0, VDDA_MCU, VDDA_PLL_CORE,

VDDA_PLL0_DDR, VDDA_PLL1_DDR, VDDA_PLL_DSS,

VDDA_PLL_MPU0, VDDA_PLL_MPU1, VDDA_PLL_PER0,

VDDA_SRAM_CORE0, VDDA_SRAM_CORE1, VDDA_SRAM_MPU0,

VDDA_SRAM_MPU1, VDDA_WKUP, VDDS_OSC1

(2)

VDDA_3P3_IOLDO_WKUP,

VDDA_3P3_SDIO, VDDA_3P3_USB

VDDA_3P3_IOLDO0, VDDA_3P3_IOLDO1,

VDDS_DDR

WKUP_OSC0_XI, WKUP_OSC0_XO

(13)

RESETz, MCU_RESETz

RESETSTATz, MCU_RESETSTATz

WKUP_LFOSC0_XI, WKUP_LFOSC0_XO

(optional)

(3)(13)

OSC1_XI, OSC1_XO

(optional)

(9)(13)

PORz_OUT, MCU_PORz_OUT

(12)

MCU_BYP_POR

(5)

PORz, MCU_PORz

(4)

VDDSHV0_WKUP,VDDSHV1_WKUP, VDDSHV2_WKUP,

VDDSHV0, VDDSHV1, VDDSHV2, VDDSHV3, VDDSHV4,

VDDSHV5, VDDSHV6, VDDSHV7, VDDSHV8

VDD_MPU0, VDD_MPU1

VDD_CORE, VDD_DLL_MMC0, VDD_DLL_MMC1

VDD_MCU

VDD_WKUP0, VDD_WKUP1

Note 11

142

AM6548, AM6528, AM6546

AM6526, AM6527

SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Specifications

(9) OSC1 crystal clock sources is enabled by default. For the oscillator start-up time, see Table 5-25, OSC1 Switching Characteristics –

Crystal Mode. For more information about OSC1 clock source configuration, refer to device TRM.

(10) If WKUP LDO is used to power the WKUP domain, connect CAP_VDD_WKUP pin to VDD_WKUP0/1 pin. VDD_WKUP0/1 will start

ramping after VDDA_LDO_WKUP reaches a certain threshold. If WKUP LDO is bypassed, connect VDD_WKUP0/1 with VDD_MCU.

(11) PORz_OUT and MCU_PORz_OUT should be pulled down.

(12) Refer to the Clock Specifications section for the oscillator start-up time.

Figure 5-4 describes the Power-Up Sequencing using External Power-on-reset (POR), bypassing on-chip

POR circuit of the device.

Figure 5-4. Power-Up Sequencing using External Power-on-reset (POR), bypassing on-chip POR circuit

(1) Grey shaded areas are windows where it is valid to ramp the voltage rail.

(2) The VDDS[2:0]_WKUP, VDDS[8:0] are sourced from the same 1.8 V VDDSHV[2:0]_WKUP, VDDSHV[8:0] supply. If

VDDSHV[2:0]_WKUP, VDDSHV[8:0] is configured as 3.3 V, VDDS[2:0]_WKUP, VDDS[8:0] should be sourced from the internal IO bias

LDO.

(3) WKUP_LFOSC0 crystal clock source is enabled by default. For the oscillator start-up time, see Table 5-21, WKUP_OSC0 Switching

AM652X Fiches technique(PDF) 142 Page - Texas Instruments

AM652X Fiches technique(HTML) 142 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL