CS5378 datasheet(16/86 Pages) CIRRUS

16 / 86 page

CS5378

DS639F1

SWITCHING CHARACTERISTICS

CLK, SYNC, MCLK, MSYNC, and MDATA

Notes: 3. PLL bypass mode. The PLL generates a 32.768 MHz master clock when enabled.

4. Sampling synchronization between multiple CS5378 devices receiving identical SYNC signals.

Parameter

Symbol

Min

Typ

Max

Unit

Master Clock Frequency

(Note 3)

CLK

32.768

MHz

Master Clock Duty Cycle

DTY

Master Clock Rise Time

tRISE

Master Clock Fall Time

tFALL

Master Clock Jitter

JTR

300

Synchronization after SYNC rising

(Note 4)

SYNC

-2

µs

MSYNC Setup Time to MCLK rising

tmss

MCLK rising to Valid MDATA

tmdv

MSYNC falling to MCLK rising

tmsf

MSYNC

MCLK

MDATA

Figure 7. SYNC, MCLK, MSYNC, MDATA Interface Timing

tmsd

tmsh

Data1

Data2

SYNC

fMCLK

2.048 MHz

1.024 MHz

tmsd = TMCLK / 4

tmsd = 122 ns

tmsd = 244 ns

tmsh = TMCLK

tmsh = 488 ns

tmsh = 976 ns

Note: SYNC input latched on MCLK rising edge. MSYNC output triggered by MCLK falling edge.

CS5378 Fiches technique(PDF) 16 Page - Cirrus Logic

CS5378 Fiches technique(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Fiches technique Télécharger

Lien URL