PUSB3F97 datasheet(3/14 Pages) NEXPERIA

3 / 14 page

PUSB3F97

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 —

10 May 2017

3 of 14

Nexperia

PUSB3F97

ESD protection for ultra high-speed interfaces

Characteristics

[1]

This parameter is guaranteed by design.

[2]

According to IEC 61000-4-5 (8/20

s current waveform).

[3]

100 ns Transmission Line Pulse (TLP); 50

; pulser at 80 ns.

Table 5.

Characteristics

Tamb =25 C unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VBR

breakdown voltage

II =1mA

ILR

reverse leakage current

per channel; VI =3V

A

forward voltage

II = 1 mA

-0.7

-V

Cline

line capacitance

f = 1 MHz; VI =3.3 V

[1] -0.5

0.6

C

line

line capacitance difference

f = 1 MHz; VI =3.3 V

[1] -0.05

-pF

rdyn

dynamic resistance

surge

[2]

positive transient

0.41



negative transient

0.26



TLP

[3]

positive transient

0.43



negative transient

0.28



VCL

clamping voltage

IPP =5.2 A

[2]

positive transient

4.6

IPP = 4.4 A

[2]

negative transient

2.2

PUSB3F97 Fiches technique(PDF) 3 Page - Nexperia B.V. All rights reserved

PUSB3F97 Fiches technique(HTML) 3 Page - Nexperia B.V. All rights reserved

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Fiches technique Télécharger

Lien URL