Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ACT4530 Fiches technique(PDF) 10 Page - Active-Semi, Inc

No de pièce ACT4530
Description  40V/3.0A CV/CC Buck Converter Featuring QC2.0, USB Auto-Detect and USB-PD
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ACTIVE-SEMI [Active-Semi, Inc]
Site Internet  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT4530 Fiches technique(HTML) 10 Page - Active-Semi, Inc

Back Button ACT4530 Datasheet HTML 6Page - Active-Semi, Inc ACT4530 Datasheet HTML 7Page - Active-Semi, Inc ACT4530 Datasheet HTML 8Page - Active-Semi, Inc ACT4530 Datasheet HTML 9Page - Active-Semi, Inc ACT4530 Datasheet HTML 10Page - Active-Semi, Inc ACT4530 Datasheet HTML 11Page - Active-Semi, Inc ACT4530 Datasheet HTML 12Page - Active-Semi, Inc ACT4530 Datasheet HTML 13Page - Active-Semi, Inc ACT4530 Datasheet HTML 14Page - Active-Semi, Inc  
Zoom Inzoom in Zoom Outzoom out
 10 / 14 page
background image
ACT4530
Rev 1.0, 19-Nov-2018
Innovative PowerTM
- 10 -
www.active-semi.com
Copyright © 2018 Active-Semi, Inc.
APPLICATIONS INFORMATION
PCB Layout Guidance
When laying out the printed circuit board, the
following checklist should be used to ensure proper
operation of the IC.
1) Arrange the power components to reduce the
AC loop size consisting of CIN, VIN pin, SW pin
and the Schottky diode.
2) The high power loss components, e.g. the
controller, Schottky diode, and the inductor
should be placed carefully to make the thermal
spread evenly on the board.
3) Place input decoupling ceramic capacitor CIN as
close as possible to the VIN pin and power pad.
CIN must be connected to power GND with a
short and wide copper trace.
4) Schottky anode pad and IC exposed pad
should be placed close to ground clips in CLA
applications
5) Use “Kelvin” or “4-wire” connection techniques
from the sense resistor pads directly to the CSP
and CSN pins. The CSP and CSN traces
should be in parallel to avoid interference.
6) Place multiple vias between top and bottom
GND planes for best heat dissipation and noise
immunity.
7) Use short traces connecting HSB-CHSB-SW
loop.
8) SW pad is noise node switching from VIN to
GND. It should be isolated away from the rest
of circuit for good EMI and low noise operation.
Example PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com