Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MP6500GF Fiches technique(PDF) 13 Page - Monolithic Power Systems

No de pièce MP6500GF
Description  35V, 2.5A, Stepper Motor Driver
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  MPS [Monolithic Power Systems]
Site Internet  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP6500GF Fiches technique(HTML) 13 Page - Monolithic Power Systems

Back Button MP6500GF Datasheet HTML 9Page - Monolithic Power Systems MP6500GF Datasheet HTML 10Page - Monolithic Power Systems MP6500GF Datasheet HTML 11Page - Monolithic Power Systems MP6500GF Datasheet HTML 12Page - Monolithic Power Systems MP6500GF Datasheet HTML 13Page - Monolithic Power Systems MP6500GF Datasheet HTML 14Page - Monolithic Power Systems MP6500GF Datasheet HTML 15Page - Monolithic Power Systems MP6500GF Datasheet HTML 16Page - Monolithic Power Systems MP6500GF Datasheet HTML 17Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 19 page
background image
MP6500
– 35V, 2.5A, STEP MOTOR DRIVER W/ INTERNAL CURRENT SENSE
MP6500 Rev. 1.01
www.MonolithicPower.com
13
12/27/2017
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
Blanking Time
There is usually a current spike during the
switching transition due to the
body diode’s
reverse-recovery current and the distributed
winding capacitance of the motor. This current
spike requires filtering to prevent it from
erroneously shutting down the HS-FET.
After the PWM cycle begins, the output of the
current sense comparator is ignored for the
fixed blanking time. This blanking time results in
a minimum on time for the PWM cycle.
Automatic Decay Mode
The MP6500 uses a fully automatic decay
mode to provide accurate current regulation.
Initially, slow decay is used. At the end of the
fixed off time, if the current is above the ITRIP
threshold, then fast decay mode is initiated by
reversing the state of the H-bridge outputs.
Once the current level during this fast decay
period drops below the ITRIP threshold, slow
decay is again engaged for another fixed off
time. After the completion of this second fixed
off time, a new PWM cycle begins.
Figure 3 below shows the automatic decay
mode operation during a current reduction as a
result of a step input.
tOFF
IOUT
ITRIP
Slow Decay During tOFF Unless
IOUT > ITRIP at end of tOFF
tOFF tOFF tOFF
tOFF2
tOFF
tOFF tOFF
Fast
Decay
ITRIP
Change
Slow
Decay
Figure 3: Slow Decay During tOFF unless IOUT >
ITRIP at end of tOFF
In some cases, specifically high voltage and low
inductance or the regulation of very small
currents, the minimum on time of the PWM
cycle (set by the blanking time described above)
can cause the current to rise very quickly. In
this case, both slow and fast decay are used
(see Figure 4).
tOFF
IOUT
ITRIP
Current regulation of low
current / low inductance
tOFF
Fast
Decay
tOFF2
tOFF
tOFF2
tOFF2
Slow
Decay
tON_MIN
Figure 4: Current Regulation of Low Current/Low
Inductance
Microstep Selection (MS1, MS2)
The step mode is selected by applying logic
high and low voltages to the MS1 and MS2 (see
Table 1). The MP6500 supports full-, half-,
quarter-,
and
eighth-step
modes
for
progressively finer step resolution and control.
Table 1: Stepping Format
MS2
MS1
STEP Mode
L
L
Full step
L
H
Half step
H
L
Quarter step
H
H
Eighth step
Full-step mode has four states with each motor
winding
driven
with
either
70.7%
of
the
maximum positive current or 70.7% of the
maximum negative current. This provides four
steps per electrical rotation. Half-step mode
creates eight steps per electrical rotation.
Quarter- and eighth-step modes provide 16 and
32 steps per rotation respectively.
Table 2 and Figure 5 show the relative current
level sequence for different settings of MSx.
The MSx pins have internal pull-down resistors.
SLEEP, nENBL Operation
Driving nSLEEP low puts the device into a low-
power sleep state. In this state, the gate drive
charge pump is stopped, and all the internal
circuits and H-bridge outputs are disabled. All
inputs are ignored when nSLEEP is active low.
When
waking
up
from
sleep
mode,
approximately 1ms of time must pass before a
STEP command can be issued to allow the
internal circuitry to stabilize. nSLEEP has an
internal pull-down resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com