NB4N316M pdf, NB4N316M Description, NB4N316M Fiches technique, NB4N316M view ::: ALLDATASHEET :::

No de pièce	NB4N316M

Description	3.3 V AnyLevel Receiver to CML Driver/Translator with Input Hysteresis

Taille du fichier	206.58 Kbytes

Html View	1 2 3 4 5 6 7 8 9 Next

Fabricant	ONSEMI [ON Semiconductor]

Site Internet	http://www.onsemi.com

Logo

Numéro de pièce similaire - NB4N316M

Fabricant	No de pièce	Fiches technique	Description
ON Semiconductor	NB4N316M	159Kb / 12P	Receiver to CML Driver/Translator with Input Hysteresis July, 2016 ??Rev. 6
	NB4N316MDTG	159Kb / 12P	Receiver to CML Driver/Translator with Input Hysteresis July, 2016 ??Rev. 6
	NB4N316MDTR2G	159Kb / 12P	Receiver to CML Driver/Translator with Input Hysteresis July, 2016 ??Rev. 6
	NB4N316M	159Kb / 12P	Receiver to CML Driver/Translator with Input Hysteresis July, 2016 ??Rev. 6

Fabricant	No de pièce	Fiches technique	Description
ON Semiconductor	NB4N11M	223Kb / 11P	3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator November, 2005 ??Rev. 1
	NB4N527S	109Kb / 10P	3.3V, 2.5Gb/s Dual AnyLevel??to LVDS Receiver/Driver/Buffer/Translator with Internal Input Termination June, 2006 ??Rev. 3
	NB6N14S	176Kb / 10P	3.3 V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator January, 2007 ??Rev. 3
	NB4N855S	187Kb / 9P	3.3 V, 1.5 Gb/s Dual AnyLevel TM to LVDS Receiver/Driver/Buffer/ Translator April, 2006 ??Rev. 2
	NB6N11S	174Kb / 9P	3.3 V 1:2 AnyLevel TM Input to LVDS Fanout Buffer /Translator May, 2006 ??Rev. 0
	NBSG16M	149Kb / 11P	2.5 V/3.3 VMultilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer April, 2006 ??Rev. 5
	NB4L16MMNEVB	772Kb / 12P	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/ Translator with Internal Termination August, 2016 ??Rev. 4
	NB6N14SMNGEVB	279Kb / 11P	3.3 V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator September, 2013 ??Rev. 8
	NB4N316M	159Kb / 12P	Receiver to CML Driver/Translator with Input Hysteresis July, 2016 ??Rev. 6
	NBSG16M	143Kb / 12P	Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer June, 2014 ??Rev. 9