| Moteur de recherche de fiches techniques de composants électroniques |
|
S3A3 Fiches technique(PDF) 113 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
S3A3 Fiches technique(HTML) 113 Page - Renesas Technology Corp |
|
113 / 139 page ![]() R01DS0307EU0100 Rev.1.00 Page 113 of 139 Mar 7, 2017 S3A3 2. Electrical Characteristics Figure 2.85 Power-on reset timing Figure 2.86 Voltage detection circuit timing (Vdet0) Note: tw(por) is the time required for a power-on reset to be enabled while the external power VCC is being held below the valid voltage (1.0 V). When VCC turns on, maintain tw(por) for 1.0 ms or more. Internal reset signal (active-low) VCC tPOR VPOR 1.0 V tw(POR) *1 tdet tVOFF tLVD0 tdet Vdet0 VCC Internal reset signal (active-low) tdet VLVH |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |