PC312XDP512F0CFVR datasheet(669/1348 Pages) FREESCALE

669 / 1348 page

Chapter 18 Memory Mapping Control (S12XMMCV3)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

669

18.3.2.10 RAM XGATE Upper Boundary Register (RAMXGU)

Read: Anytime

Write: Anytime when RWPE = 0

18.3.2.11 RAM Shared Region Lower Boundary Register (RAMSHL)

Read: Anytime

Write: Anytime when RWPE = 0

Address: 0x011D

76543210

XGU6

XGU5

XGU4

XGU3

XGU2

XGU1

XGU0

Reset

11111111

= Unimplemented or Reserved

Figure 18-18. RAM XGATE Upper Boundary Register (RAMXGU)

Table 18-16. RAMXGU Field Descriptions

Field

Description

6–0

XGU[6:0]

XGATE Region Upper Boundary Bits 6-0 — These bits deﬁne the upper boundary of the RAM region allocated

to the XGATE module in multiples of 256 bytes. The 256 byte block selected by this register is included in the

region. See Figure 18-25 for details.

Address: 0x011E

76543210

SHL6

SHL5

SHL4

SHL3

SHL2

SHL1

SHL0

Reset

11111111

= Unimplemented or Reserved

Figure 18-19. RAM Shared Region Lower Boundary Register (RAMSHL)

Table 18-17. RAMSHL Field Descriptions

Field

Description

6–0

SHL[6:0]

RAM Shared Region Lower Boundary Bits 6–0 — These bits deﬁne the lower boundary of the shared memory

region in multiples of 256 bytes. The block selected by this register is included in the region. See Figure 18-25

for details.

PC312XDP512F0CFVR Fiches technique(PDF) 669 Page - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Fiches technique(HTML) 669 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL