PC312XDP512F0CFVR datasheet(549/1348 Pages) FREESCALE

549 / 1348 page

Chapter 13 Periodic Interrupt Timer (S12PIT24B4CV1)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

549

13.3.0.8

PIT Load Register 0 to 3 (PITLD0–3)

Read: Anytime

Write: Anytime

9876543210

PLD15 PLD14 PLD13 PLD12 PLD11 PLD10 PLD9 PLD8 PLD7 PLD6 PLD5 PLD4 PLD3 PLD2 PLD1 PLD0

Reset

000000

0000000000

Figure 13-11. PIT Load Register 0 (PITLD0)

9876543210

PLD15 PLD14 PLD13 PLD12 PLD11 PLD10 PLD9 PLD8 PLD7 PLD6 PLD5 PLD4 PLD3 PLD2 PLD1 PLD0

Reset

000000

0000000000

Figure 13-12. PIT Load Register 1 (PITLD1)

9876543210

PLD15 PLD14 PLD13 PLD12 PLD11 PLD10 PLD9 PLD8 PLD7 PLD6 PLD5 PLD4 PLD3 PLD2 PLD1 PLD0

Reset

000000

0000000000

Figure 13-13. PIT Load Register 2 (PITLD2)

9876543210

PLD15 PLD14 PLD13 PLD12 PLD11 PLD10 PLD9 PLD8 PLD7 PLD6 PLD5 PLD4 PLD3 PLD2 PLD1 PLD0

Reset

000000

0000000000

Figure 13-14. PIT Load Register 3 (PITLD3)

Table 13-8. PITLD0–3 Field Descriptions

Field

Description

15:0

PLD[15:0]

PIT Load Bits 15:0 — These bits set the 16-bit modulus down-counter load value. Writing a new value into the

PITLD register must be a 16-bit access, to ensure data consistency. It will not restart the timer. When the timer

has counted down to zero the PTF time-out ﬂag will be set and the register value will be loaded. The PFLT bits

in the PITFLT register can be used to immediately update the count register with the new value if an immediate

load is desired.

PC312XDP512F0CFVR Fiches technique(PDF) 549 Page - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Fiches technique(HTML) 549 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL