M32CSLASH86 datasheet(212/505 Pages) RENESAS

212 / 505 page

Page 189

17. Serial I/O

)

(

UARTi Special Mode Register 2 (i=0 to 4)

Symbol

Address

After Reset

U0SMR2 to U4SMR2

036616, 02E616, 033616, 032616, 02F616

0016

IICM2

CSC

Clock Synchronous Bit

I2C Mode Select Bit 2

0: Output

1: No output (high-impedance)

Bit Name

Bit

Symbol

Function

ALS

STC

SWC2

SDHI

SWC

SCL Wait Output Bit

SDA Output Stop Bit

UARTi Initialize Bit

SCL Wait Output Bit 2

SDA Output Inhibit Bit

0: Disabled

1: Enabled

0: Disabled

1: Enabled

0: Output

1: No output

0: Disabled

1: Enabled

0: Transfer clock

1: "L" output

SU1HIM

External Clock

Synchronous Enable Bit

NOTES:

1. Refer to Table 17.14.

2. The external clock synchronous function can be selected by combining the SU1HIM bit and the

SCLKDIV bit in the UiSMR register.

SCLKDIV bit in the

UiSMR Register

SU1HIM bit in the

UiSMR2 Register

External Clock Synchronous Function

Selection

0 or 1

No synchronization

Same division as the external clock

External clock divided by 2

(Note 1)

(Note 2)

Figure 17.6 U0SMR2 to U4SMR2 Registers

M32C/86 Fiches technique(PDF) 212 Page - Renesas Technology Corp

M32C/86 Fiches technique(HTML) 212 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL