RZSLASHN2L datasheet(121/128 Pages) RENESAS

121 / 128 page

Table 2.51

Debug interface timing (2 of 2)

Parameter

Symbol

Min.

Max.

Unit

Reference

figure

Capture register setup time

tCAPTS

—

Figure 2.112

Capture register hold time

tCAPTH

—

Update register delay time

tUPDATED

—

Trace clock cycle

tTCYC

—

Figure 2.113

Output load:

15 pF

Trace data delay

time

Trace clock: P18_6

tTDT

-2.9

3.2

Trace clock: P17_4

-2.8

3.3

Trace clock: P22_2

-2.2*2

4.0

Note 1. This value is the minimum cycle time for the normal operation of internal circuits.

The actual cycle time should be determined in consideration of the TCK capture edge timing and cable length of the connected ICE.

Note 2. If P22_1 is not used as trace control, this value is -1.8 ns.

tTCKcyc

tTCKH

tTCKL

TCK

VIH

VIL

1/2 VCC33

VIH

Figure 2.110

TCK input timing

tSWDO

tTDOD

SWDIO (output)

TDO

tTMSS

tTMSH

TMS/SWDIO (input)

tTDIS

tTDIH

TDI

tTCKcyc

TCK

Figure 2.111

Data transfer timing

RZ/N2L Datasheet

2. Electrical Characteristics

R01DS0397EJ0140 Rev.1.40

Mar 31, 2026

Page 121 of 128

RZ/N2L Fiches technique(PDF) 121 Page - Renesas Technology Corp

RZ/N2L Fiches technique(HTML) 121 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL