Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TMP93CS44 Fiches technique(PDF) 141 Page - Toshiba Semiconductor

No de pièce TMP93CS44
Description  CMOS 16-Bit Microcontroller
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TOSHIBA [Toshiba Semiconductor]
Site Internet  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS44 Fiches technique(HTML) 141 Page - Toshiba Semiconductor

Back Button TMP93CS44 Datasheet HTML 137Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 138Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 139Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 140Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 141Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 142Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 143Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 144Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 145Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 224 page
background image
TMP93CS44/S45
2004-02-10
93CS44-139
12.
Signal generation timing
1) In UART mode
Receive
Mode
9-Bit
8-Bit + Parity
8-Bit, 7-Bit + Parity, 7-Bit
Timing for Interrupt
Generation
Center of last bit (Bit8)
Center of last bit
(Parity bit)
Center of stop bit
Timing for Framing
Error Generation
Center of stop bit
Center of stop bit
Center of stop bit
Timing for Parity Error
Generation
−
Center of last bit
(Parity bit)
Center of stop bit
Timing for Overrun
Error Generation
Center of last bit
(Bit8)
Center of last bit
(Parity bit)
Center of stop bit
Note:
In 9-bit and 8-bit + parity mode, interrupts coincide with the ninth bit pulse. Thus,
when serving the interrupt, it is necessary to want for a 1-bit period (to allow the
stop bit to be transferred) to allow checking for a framing error.
Send
Mode
9-Bit
8-Bit
+ Parity
8-Bit, 7-Bit
+ Parity, 7-Bit
Timing for Interrupt
Generation
Immediately before
stop bit sent
←
←
2) In I/O interface mode
SCLK0 output mode
Immediately after rise of last SCLK0 signal
(See Figure 3.9.17)
Timing for Send
Interrupt Generation
SCLK0 input mode
Immediately after rise (Rising mode) or fall (Falling mode) of
last SCLK0 signal
(See Figure 3.9.18)
SCLK0 output mode
Immediately after final SCLK0 (when received data are
transferred to receive buffer 2 (SC0BUF) (See Figure 3.9.19)
Timing for Receive
Interrupt Generation
SCLK0 input mode
Immediately after final SCLK0 (when received data are
transferred to receive buffer 2 (SC0BUF) (See Figure 3.9.20)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com