PIC18F44J10-ESLASHML datasheet(284/358 Pages) MICROCHIP

No de pièce	PIC18F44J10-E/ML

Description	28/40/44-Pin High-Performance RISC Microcontrollers with nanoWatt Technology

PDF	358 Pages

Scroll/Zoom	100%

Fabricant	MICROCHIP [Microchip Technology]

Site Internet	http://www.microchip.com

Logo

284 / 358 page

PIC18F45J10 FAMILY

DS39682C-page 282

Preliminary

XORWF

Exclusive OR W with f

Syntax:

XORWF

f {,d {,a}}

Operands:

≤ f ≤ 255

∈ [0,1]

Operation:

(W) .XOR. (f)

→ dest

Status Affected:

N, Z

Encoding:

0001

10da

ffff

Description:

Exclusive OR the contents of W with

in W. If ‘d’ is ‘1’, the result is stored back

in the register ‘f’ (default).

If ‘a’ is ‘0’, the Access Bank is selected.

If ‘a’ is ‘1’, the BSR is used to select the

GPR bank (default).

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates

in Indexed Literal Offset Addressing

mode whenever f

≤ 95 (5Fh). See

Section 21.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode” for details.

Words:

Cycles:

Q Cycle Activity:

Decode

Read

Process

Data

Write to

destination

Example:

XORWF

REG, 1, 0

Before Instruction

REG

AFh

B5h

After Instruction

REG

1Ah

B5h

PIC18F44J10-E/ML Fiches technique(PDF) 284 Page - Microchip Technology

PIC18F44J10-E/ML Fiches technique(HTML) 284 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL