ST92F124 datasheet(229/429 Pages) STMICROELECTRONICS

229 / 429 page

229/429

MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (SCI-M)

MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (Cont’d)

INTERRUPT MASK REGISTER (IMR)

R246 - Read/Write

Reset value: 0xx00000

Bit 7 = BSN: Buffer or shift register empty inter-

rupt.

This bit selects the source of the transmitter regis-

ter empty interrupt.

0: Select a Shift Register Empty as source of a

Transmitter Register Empty interrupt.

1: Select a Buffer Register Empty as source of a

Transmitter Register Empty interrupt.

Bit 6 = RXEOB: Received End of Block.

This bit is set by hardware only and must be reset

by software. RXEOB is set after a receiver DMA

cycle to mark the end of a data block.

0: Clear the interrupt request.

1: Mark the end of a received block of data.

Bit 5 = TXEOB: Transmitter End of Block.

This bit is set by hardware only and must be reset

by software. TXEOB is set after a transmitter DMA

cycle to mark the end of a data block.

0: Clear the interrupt request.

1: Mark the end of a transmitted block of data.

Bit 4 = RXE: Receiver Error Mask.

0: Disable Receiver error interrupts (OE, PE, and

FE pending bits in the S_ISR register).

1: Enable Receiver error interrupts.

Bit 3 = RXA: Receiver Address Mask.

0: Disable Receiver Address interrupt (RXAP

pending bit in the S_ISR register).

1: Enable Receiver Address interrupt.

Bit 2 = RXB: Receiver Break Mask.

0: Disable Receiver Break interrupt (RXBP pend-

ing bit in the S_ISR register).

1: Enable Receiver Break interrupt.

Bit 1 = RXDI: Receiver Data Interrupt Mask.

0: Disable Receiver Data Pending and Receiver

End of Block interrupts (RXDP and RXEOB

pending bits in the S_ISR register).

1: Enable Receiver Data Pending and Receiver

End of Block interrupts.

Note: RXDI has no effect on DMA transfers.

Bit 0 = TXDI: Transmitter Data Interrupt Mask.

0: Disable Transmitter Buffer Register Empty,

Transmitter Shift Register Empty, or Transmitter

End of Block interrupts (TXBEM, TXSEM, and

TXEOB bits in the S_ISR register).

1: Enable Transmitter Buffer Register Empty,

Transmitter Shift Register Empty, or Transmitter

End of Block interrupts.

Note: TXDI has no effect on DMA transfers.

BSN

RXEOB TXEOB

RXE

RXA

RXB

RXDI

TXDI

ST92F124 Fiches technique(PDF) 229 Page - STMicroelectronics

ST92F124 Fiches technique(HTML) 229 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL