Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STM32H7B3AI Fiches technique(PDF) 140 Page - STMicroelectronics

No de pièce STM32H7B3AI
Description  32-bit Arm® Cortex®-M7 280 MHz MCUs, 2-Mbyte flash memory, 1.4-Mbyte RAM, 46 com. and analog interfaces, SMPS, crypto
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7B3AI Fiches technique(HTML) 140 Page - STMicroelectronics

Back Button STM32H7B3AI Datasheet HTML 136Page - STMicroelectronics STM32H7B3AI Datasheet HTML 137Page - STMicroelectronics STM32H7B3AI Datasheet HTML 138Page - STMicroelectronics STM32H7B3AI Datasheet HTML 139Page - STMicroelectronics STM32H7B3AI Datasheet HTML 140Page - STMicroelectronics STM32H7B3AI Datasheet HTML 141Page - STMicroelectronics STM32H7B3AI Datasheet HTML 142Page - STMicroelectronics STM32H7B3AI Datasheet HTML 143Page - STMicroelectronics STM32H7B3AI Datasheet HTML 144Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 238 page
background image
Table 88. SDRAM write timings
Symbol
Parameter
Min(1)
Max(1)(2)
Unit
tw(SDCLK)
FMC_SDCLK period
2Tfmc_ker_ck – 1
2Tfmc_ker_ck+0.5
ns
td(SDCLKL _Data)
Data output valid time
-
2.5
th(SDCLKL _Data)
Data output hold time
0
-
td(SDCLKL_Add)
Address valid time
-
2
td(SDCLKL_SDNWE)
SDNWE valid time
-
2.5
th(SDCLKL_SDNWE)
SDNWE hold time
0.5
-
td(SDCLKL_ SDNE)
Chip select valid time
-
2(3)
th(SDCLKL-_SDNE)
Chip select hold time
0.5
-
td(SDCLKL_SDNRAS)
SDNRAS valid time
-
1.5
th(SDCLKL_SDNRAS)
SDNRAS hold time
0.5
-
td(SDCLKL_SDNCAS)
SDNCAS valid time
-
1.5
td(SDCLKL_SDNCAS)
SDNCAS hold time
0.5
-
1. Guaranteed by characterization results.
2. At VOS1, these values are degraded by up to 5 %.
3. Using PC2_C I/O adds 4.5 ns to this timing.
Table 89. LPSDR SDRAM write timings
Symbol
Parameter
Min(1)
Max(1)(2)
Unit
tw(SDCLK)
FMC_SDCLK period
2Tfmc_ker_ck – 1
2Tfmc_ker_ck+0.5
ns
td(SDCLKL _Data)
Data output valid time
-
2.5
th(SDCLKL _Data)
Data output hold time
0
-
td(SDCLKL_Add)
Address valid time
-
2.5
td(SDCLKL-SDNWE)
SDNWE valid time
-
3
th(SDCLKL-SDNWE)
SDNWE hold time
0
-
td(SDCLKL- SDNE)
Chip select valid time
-
3(3)
th(SDCLKL- SDNE)
Chip select hold time
0
-
td(SDCLKL-SDNRAS)
SDNRAS valid time
-
2
th(SDCLKL-SDNRAS)
SDNRAS hold time
0
-
td(SDCLKL-SDNCAS)
SDNCAS valid time
-
2
td(SDCLKL-SDNCAS)
SDNCAS hold time
0
-
1. Guaranteed by characterization results.
2. At VOS1, these values are degraded by up to 5 %.
3. Using PC2_C I/O adds 16.5 ns to this timing.
STM32H7B3xI
Operating conditions
DS13139 - Rev 8
page 140/238



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com