KSZ9567RTXI-TR datasheet(186/232 Pages) MICROCHIP

186 / 232 page

KSZ9567R

DS00002329D-page 186

 2017-2019 Microchip Technology Inc.

5.2.11.10

Port PTP Timestamp Interrupt Status Register

Address:

0xNC14 - 0xNC15

Port N: 1-7

Size:

16 bits

Bits

Description

Type

Default

Port N Egress Timestamp for Sync Frame Interrupt Status

(TS_SYNC_INT_STATUS)

When this bit is set to 1, it indicates that the egress timestamp is available

from Port N for the Sync frame.

This bit is logical OR’ed together with the rest of the bits in this register and

the output is shown as the PTP Interrupt Status bit in the Port Interrupt Status

R/W1C

Port N Egress Timestamp for Pdelay_Req and Delay_Req Frames

Interrupt Status (TS_PDLY_REQ_INT_STATUS)

When this bit is set to 1, it indicates that the egress timestamp is available

from Port N for the Pdelay_Req and Delay_Req frames.

This bit is logical OR’ed together with the rest of the bits in this register and

the output is shown as the PTP Interrupt Status bit in the Port Interrupt Status

R/W1C

Port N Egress Timestamp for Pdelay_Resp Frame Interrupt Status

(TS_PDLY_RESP_INT_STATUS)

When this bit is set to 1, it indicates that the egress timestamp is available

from Port N for the Pdelay_Resp frame.

This bit is logical OR’ed together with the rest of the bits in this register and

the output is shown as the PTP Interrupt Status bit in the Port Interrupt Status

R/W1C

12:0

RESERVED

0x000

KSZ9567RTXI-TR Fiches technique(PDF) 186 Page - Microchip Technology