Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

KSZ9563RNXI Fiches technique(PDF) 180 Page - Microchip Technology

No de pièce KSZ9563RNXI
Description  3-Port Gigabit Ethernet Switch with RGMII/MII/RMII Interface and IEEE 1588v2
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  MICROCHIP [Microchip Technology]
Site Internet  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

KSZ9563RNXI Fiches technique(HTML) 180 Page - Microchip Technology

Back Button KSZ9563RNXI Datasheet HTML 176Page - Microchip Technology KSZ9563RNXI Datasheet HTML 177Page - Microchip Technology KSZ9563RNXI Datasheet HTML 178Page - Microchip Technology KSZ9563RNXI Datasheet HTML 179Page - Microchip Technology KSZ9563RNXI Datasheet HTML 180Page - Microchip Technology KSZ9563RNXI Datasheet HTML 181Page - Microchip Technology KSZ9563RNXI Datasheet HTML 182Page - Microchip Technology KSZ9563RNXI Datasheet HTML 183Page - Microchip Technology KSZ9563RNXI Datasheet HTML 184Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 226 page
background image
KSZ9563R
DS00002419D-page 180
 2017-2018 Microchip Technology Inc.
5.2.11.11
Port PTP Timestamp Interrupt Enable Register
5.2.11.12
Port PTP Link Delay Register
Address:
0xNC16 - 0xNC17
Port N: 1-3
Size:
16 bits
Bits
Description
Type
Default
15
Port N Egress Timestamp for Sync Frame Interrupt Enable
(TS_SYNC_INT_ENB)
When this bit is set to 1, the egress timestamp interrupt from Port N for the
Sync frame is enabled.
This bit is logical OR’ed together with the rest of the bits in this register and
the output is shown as the PTP Interrupt Enable bit in the Port Interrupt Mask
Register.
R/W
0b
14
Port N Egress Timestamp for Pdelay_Req and Delay_Req Frames
Interrupt Enable (TS_PDLY_REQ_INT_ENB)
When this bit is set to 1, the egress timestamp interrupt from Port N for the
Pdelay_Req and Delay_Req frames is enabled.
This bit is logical OR’ed together with the rest of the bits in this register and
the output is shown as the PTP Interrupt Enable bit in the Port Interrupt Mask
Register.
R/W
0b
13
Port N Egress Timestamp for Pdelay_Resp Frame Interrupt Enable
(TS_PDLY_RESP_INT_ENB)
When this bit is set to 1, the egress timestamp interrupt from Port N for the
Pdelay_Resp frame is enabled.
This bit is logical OR’ed together with the rest of the bits in this register and
the output is shown as the PTP Interrupt Enable bit in the Port Interrupt Mask
Register.
R/W
0b
12:0
RESERVED
RO
0x000
Address:
0xNC18 - 0xNC1B
Port N: 1-3
Size:
32 bits
Bits
Description
Type
Default
31:0
PTP Port N Link Delay in nanoseconds
This register is used to set the link delay value between port N and the link
partner port.
R/W
0x0000_0000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com