Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SPC58EEX Fiches technique(PDF) 113 Page - STMicroelectronics

No de pièce SPC58EEX
Description  32-bit Power Architecture microcontroller for automotive ASIL-D applications
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC58EEX Fiches technique(HTML) 113 Page - STMicroelectronics

Back Button SPC58EEX Datasheet HTML 109Page - STMicroelectronics SPC58EEX Datasheet HTML 110Page - STMicroelectronics SPC58EEX Datasheet HTML 111Page - STMicroelectronics SPC58EEX Datasheet HTML 112Page - STMicroelectronics SPC58EEX Datasheet HTML 113Page - STMicroelectronics SPC58EEX Datasheet HTML 114Page - STMicroelectronics SPC58EEX Datasheet HTML 115Page - STMicroelectronics SPC58EEX Datasheet HTML 116Page - STMicroelectronics SPC58EEX Datasheet HTML 117Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 154 page
background image
DS11646 Rev 4
113/154
SPC58EEx, SPC58NEx
Electrical characteristics
128
Figure 35. DSPI LVDS and CMOS master timing–output only— MTFE = 1, CHPA = 1
3.18.2.2
Slave mode timing
1. All timing values for output signals in this table are measured to 50% of the output voltage.
2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may
cause incorrect operation.
3. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This
timing value is due to pad delays and signal propagation delays.
4. tSDC is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide
ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
5. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same
value.
PCSx
SCK Output
SOUT
First Data
Data
Last Data
(CPOL = 0)
tSUO
tHO
tCSV
tSDC
tSCK
tCSH
Table 60. DSPI CMOS slave timing — full duplex — normal and modified transfer formats
(MTFE = 0/1)
#
Symbol
C
Characteristic
Condition
Min
Max
Unit
Pad Drive
Load
1tSCK
CC
D SCK Cycle Time(1)
——
62
ns
2tCSC
SR
D SS to SCK Delay(1)
——
16
ns
3tASC
SR
D SCK to SS Delay(1)
——
16
ns
4tSDC
CC
D SCK Duty Cycle(1)
——
30
ns
5tA
CC
D
Slave Access Time(1) (2) (3)
(SS active to SOUT driven)
Very
strong
25 pF
50
ns
Strong
50 pF
50
ns
Medium
50 pF
60
ns
6tDIS
CC
D
Slave SOUT Disable Time(1)
(2) (3)
(SS inactive to SOUT High-
Z or invalid)
Very
strong
25 pF
5
ns
Strong
50 pF
5
ns
Medium
50 pF
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com