AM652X datasheet(217/277 Pages) TI1

217 / 277 page

217

AM6548, AM6528, AM6546

AM6526, AM6527

www.ti.com

SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Specifications

5.9.5.18 OSPI

For more details about features and additional description information on the device Octal Serial

Peripheral Interface, see the corresponding sections within Section 4.3, Signal Descriptions and Section 6,

Detailed Description.

5.9.5.18.1 OSPI with Data Training

Table 5-83. OSPI Switching Characteristics - Data Training

PARAMETER

DESCRIPTION

MODE

MIN

MAX

UNIT

tc(CLK)

Cycle time, CLK

DDR, 1.8V

6.02

DDR, 3.3V

7.52

tc(CLK)

Cycle time, CLK

SDR, 1.8V

6.02

SDR, 3.3V

7.52

5.9.5.18.2 OSPI without Data Training

NOTE

The I/O Timings provided in this section are only applicable when data training is not

implemented. Additionally, the I/O Timings are valid only for some OSPI usage modes when

the corresponding DLL Delays are configured as described in Table 5-88 found in this

section.

Table 5-84, Table 5-85, Figure 5-84, and Figure 5-85 present switching characteristics for OSPI DDR and

SDR Mode.

Table 5-84. OSPI Switching Characteristics - DDR Mode (1)

NO.

PARAMETER

DESCRIPTION

MODE

MIN

MAX

UNIT

tc(CLK)

Cycle time, CLK

1.8V

3.3V

tw(CLKL)

Pulse duration, CLK low

-0.3+0.475×P

(2)

tw(CLKH)

Pulse duration, CLK high

-0.3+0.475×P

(2)

td(CLK-CSn)

Delay time, CLK rising edge to CSn active edge 1.8V, OSPI0 DDR TX;

1.8V, OSPI1 DDR TX

-7.7-0.475 ×

P – 0.975 ×

N × R (3) (4)

(5)

0-0.475 × P –

0.975 × N ×

R (3) (4) (5)

3.3V, OSPI0 DDR TX;

3.3V, OSPI1 DDR TX

-8-0.475 ×

P – 0.975 ×

N × R (3) (4)

(5)

0-0.475 × P –

0.975 × N ×

R (3) (4) (5)

td(CLK-CSn)

Delay time, CLK rising edge to CSn inactive

edge

1.8V, OSPI0 DDR TX;

1.8V, OSPI1 DDR TX

-7.7+0.475 ×

P + 0.975 ×

N × R (3) (4)

(5)

0+0.475 × P

+ 0.975 × N ×

R (3) (4) (5)

3.3V, OSPI0 DDR TX;

3.3V, OSPI1 DDR TX

-8+0.475 × P

+ 0.975 × N ×

R (3) (4) (5)

0+0.475 × P

+ 0.975 × N ×

R (3) (4) (5)

td(CLK-D)

Delay time, CLK active edge to D[i:0] transition

1.8V, OSPI0 DDR TX;

1.8V, OSPI1 DDR TX

-7.7

-1.56

3.3V, OSPI0 DDR TX;

3.3V, OSPI1 DDR TX

-7.7

-1.56

AM652X Fiches technique(PDF) 217 Page - Texas Instruments

AM652X Fiches technique(HTML) 217 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL