Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AM652X Fiches technique(PDF) 192 Page - Texas Instruments

No de pièce AM652X
Description  Processors Silicon Revision 1.0
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X Fiches technique(HTML) 192 Page - Texas Instruments

Back Button AM652X Datasheet HTML 188Page - Texas Instruments AM652X Datasheet HTML 189Page - Texas Instruments AM652X Datasheet HTML 190Page - Texas Instruments AM652X Datasheet HTML 191Page - Texas Instruments AM652X Datasheet HTML 192Page - Texas Instruments AM652X Datasheet HTML 193Page - Texas Instruments AM652X Datasheet HTML 194Page - Texas Instruments AM652X Datasheet HTML 195Page - Texas Instruments AM652X Datasheet HTML 196Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 277 page
background image
GPMC_FCLK
GPMC_CSn[x]
GPMC_BE0n_CLE
GPMC_ADVn_ALE
GPMC_OEn_REn
GPMC_WEn
DATA
GNF0
GNF1
GNF4
GNF9
GNF3
GNF6
GPMC_AD[15:0]
GPMC_15
GPMC_CSn[x]
GPMC_BE0n_CLE
GPMC_ADVn_ALE
GPMC_OEn_REn
GPMC_FCLK
GPMC_WAIT[x]
GNF10
GNF14
GNF15
GNF12
GNF13
DATA
GPMC_AD[15:0]
GPMC_14
192
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2019, Texas Instruments Incorporated
(1)
GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional
clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active
functional clock edge. GNF12 value must be stored inside AccessTime register bits field.
(2)
GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
(3)
In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.
Figure 5-57. GPMC and NAND Flash—Data Read Cycle
(1)
In GPMC_CSn[x], x is equal to 0, 1, 2 or 3.
Figure 5-58. GPMC and NAND Flash—Data Write Cycle
For more information, see section General-Purpose Memory Controller (GPMC) in the device TRM.
5.9.5.11 HyperBus
For more details about features and additional description information on the device Hyperbus, see the
corresponding sections within Section 4.3, Signal Descriptions and Section 6, Detailed Description.
Table 5-58, Table 5-59, and Table 5-60 assume testing over the recommended operating conditions and
electrical characteristic conditions (see Figure 5-59, Figure 5-60, and Figure 5-61).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com