| Moteur de recherche de fiches techniques de composants électroniques |
|
DS31256 Fiches technique(PDF) 110 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS31256 Fiches technique(HTML) 110 Page - Maxim Integrated Products |
|
110 / 183 page ![]() DS31256 256-Channel, High-Throughput HDLC Controller 110 of 183 Figure 9-12. Transmit DMA Packet Handling Buffer 1 Packet 1 1st Descriptor (EOF=0/CV=0) Buffer 2 Packet 1 2nd Descriptor (EOF=0/CV=0) Buffer 3 Packet 1 Last Descriptor (EOF=1/CV=1) Buffer 1 Packet 2 Last Descriptor (EOF=1/CV=0) Buffer 1 Packet 3 1st Descriptor (EOF=0/CV=0) Buffer 2 Packet 3 2nd Descriptor (EOF=0/CV=0) Buffer 3 Packet 3 Last Descriptor (EOF=1/CV=1) Buffer 1 Packet 4 Last Descriptor (EOF=1/CV=0) Buffer 1 Packet 5 Last Descriptor (EOF=1/CV=0) Buffer 1 Packet 6 1st Descriptor (EOF=0/CV=0) Buffer 2 Packet 6 2nd Descriptor (EOF=0/CV=0) Buffer 3 Packet 6 Last Descriptor (EOF=1/CV=0) PV=1 PV=1 Next Pending Descriptor Pointer stored within the Packet Descriptor Last Pending Descriptor Pointer Next Pending Descriptor Pointer Next Descriptor Pointer Start Descriptor Pointer Next Pending Descriptor Pointer stored within the Packet Descriptor Transmit DMA Configuration RAM Packet Chain Column 1 Packet Chain Column 2 Packet Chain Column 3 Packet Chain Column 4 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |