Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

PLL102-109 Fiches technique (PDF) - PhaseLink Corporation

PLL102-109 Datasheet PDF - PhaseLink Corporation
No de pièce PLL102-109
Télécharger  PLL102-109 Télécharger

Taille du fichier   166.6 Kbytes
Page   10 Pages
Fabricant  PLL [PhaseLink Corporation]
Site Internet  http://www.phaselink.com
Logo PLL - PhaseLink Corporation
Description Programmable DDR Zero Delay Clock Driver

PLL102-109 Datasheet (PDF)

Go To PDF Page Télécharger Fiches technique
PLL102-109 Datasheet PDF - PhaseLink Corporation

No de pièce PLL102-109
Télécharger  PLL102-109 Click to download

Taille du fichier   166.6 Kbytes
Page   10 Pages
Fabricant  PLL [PhaseLink Corporation]
Site Internet  http://www.phaselink.com
Logo PLL - PhaseLink Corporation
Description Programmable DDR Zero Delay Clock Driver

PLL102-109 Fiches technique (HTML) - PhaseLink Corporation

PLL102-109 Datasheet HTML 1Page - PhaseLink Corporation PLL102-109 Datasheet HTML 2Page - PhaseLink Corporation PLL102-109 Datasheet HTML 3Page - PhaseLink Corporation PLL102-109 Datasheet HTML 4Page - PhaseLink Corporation PLL102-109 Datasheet HTML 5Page - PhaseLink Corporation PLL102-109 Datasheet HTML 6Page - PhaseLink Corporation PLL102-109 Datasheet HTML 7Page - PhaseLink Corporation PLL102-109 Datasheet HTML 8Page - PhaseLink Corporation PLL102-109 Datasheet HTML 9Page - PhaseLink Corporation PLL102-109 Datasheet HTML 10Page - PhaseLink Corporation

PLL102-109 Détails du produit

DESCRIPTIONS
The PLL102-109 is a zero delay buffer that distributes a single-ended clock input to six pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purposes by strapping AVDD to ground.

FEATURES
• PLL clock distribution optimized for Double Data Rate SDRAM application up to 266Mhz.
• Distributes one clock Input to one bank of six differential outputs.
• Track spread spectrum clocking for EMI reduction.
• Programmable delay between CLK_INT and CLK[T/C] from –0.8ns to +3.1ns by programming CLKINT and FBOUT skew channel, or from –1.1ns to +3.5ns if additional DDR skew channels are enabled.
• Two independent programmable DDR skew channels from –0.3ns to +0.4ns with step size ±100ps.
• Support 2-wire I2C serial bus interface.
• 2.5V Operating Voltage.
• Available in 28-Pin 209mil SSOP.




Numéro de pièce similaire - PLL102-109

FabricantNo de pièceFiches techniqueDescription
logo
PhaseLink Corporation
PLL102-10 PLL-PLL102-10 Datasheet
180Kb / 6P
   Low Skew Output Buffer
PLL102-108 PLL-PLL102-108 Datasheet
165Kb / 10P
   Programmable DDR Zero Delay Clock Driver
PLL102-108XC PLL-PLL102-108XC Datasheet
165Kb / 10P
   Programmable DDR Zero Delay Clock Driver
PLL102-108XI PLL-PLL102-108XI Datasheet
165Kb / 10P
   Programmable DDR Zero Delay Clock Driver
PLL102-108XM PLL-PLL102-108XM Datasheet
165Kb / 10P
   Programmable DDR Zero Delay Clock Driver
More results


Description similaire - PLL102-109

FabricantNo de pièceFiches techniqueDescription
logo
PhaseLink Corporation
PLL102-108 PLL-PLL102-108 Datasheet
165Kb / 10P
   Programmable DDR Zero Delay Clock Driver
logo
Cypress Semiconductor
CY28343 CYPRESS-CY28343 Datasheet
91Kb / 10P
   Zero Delay SDR/DDR Clock Buffer
logo
Renesas Technology Corp
IDT5T9820 RENESAS-IDT5T9820 Datasheet
458Kb / 37P
   EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL CLOCK DRIVER
NOVEMBER 2004
IDT5T9821 RENESAS-IDT5T9821 Datasheet
454Kb / 37P
   EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER
NOVEMBER 2004
logo
Integrated Circuit Syst...
ICS93735 ICST-ICS93735 Datasheet
126Kb / 7P
   DDR Phase Lock Loop Zero Delay Clock Buffer
logo
Renesas Technology Corp
ICS93705 RENESAS-ICS93705 Datasheet
343Kb / 9P
   DDR Phase Lock Loop Zero Delay Clock Buffer
2019
logo
Integrated Circuit Syst...
ICS93705 ICST-ICS93705 Datasheet
65Kb / 7P
   DDR Phase Lock Loop Zero Delay Clock Buffer
logo
Integrated Device Techn...
IDT5T2010 IDT-IDT5T2010 Datasheet
157Kb / 23P
   2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK
IDT5T2010 IDT-IDT5T2010_2 Datasheet
207Kb / 24P
   2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK?
logo
Winbond
W83176R-735 WINBOND-W83176R-735_06 Datasheet
245Kb / 13P
   DIMM DDR ZERO DELAY BUFFER
More results



Lien URL



Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com